

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/783,466	02/20/2004	Yakov Roizin	TSL-135	7443
22888 REVER HOFE	7590 08/22/2007 MAN & HARMS, LLP		EXAMINER	
TRI-VALLEY	OFFICE		SCHILLINGER, LAURA M	
1432 CONCANNON BLVD., BLDG. G LIVERMORE, CA 94550			ART UNIT	PAPER NUMBER
<u></u> ,	,		2813	
			MAIL DATE	DELIVERY MODE
			08/22/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		J.	Ł
	Application No.	Applicant(s)	
	10/783,466	ROIZIN ET AL.	
Office Action Summary	Examiner	Art Unit	_
	Laura M. Schillinger	2813	
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet wit	th the correspondence address	
A SHORTENED STATUTORY PERIOD FOR F WHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 (after SIX (6) MONTHS from the mailing date of this communicati - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUNIC CFR 1.136(a). In no event, however, may a recion. period will apply and will expire SIX (6) MON a statute, cause the application to become AB.	CATION. poply be timely filed THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).	
Status			
·	This action is non-final.		
3) Since this application is in condition for a closed in accordance with the practice ur			
Disposition of Claims			
4) ⊠ Claim(s) <u>1-16</u> is/are pending in the application 4a) Of the above claim(s) is/are with 5) ⊠ Claim(s) <u>7-11</u> is/are allowed. 6) ⊠ Claim(s) <u>1-6,12,15 and 16</u> is/are rejected 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction is	thdrawn from consideration.		
Application Papers			
9) The specification is objected to by the Exa	aminer.		
10) The drawing(s) filed on is/are: a)	, ,		
Applicant may not request that any objection	- · ·	· ·	
Replacement drawing sheet(s) including the call to be started to be star			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International E * See the attached detailed Office action for	uments have been received. uments have been received in A e priority documents have been Bureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892)		ummary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawing Review (PTO-9-3) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date)/Mail Date Iformal Patent Application 	

Application/Control Number: 10/783,466

Art Unit: 2813

DETAILED ACTION

Allowable Subject Matter

Claims 7-11 are allowed.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-6, 12 and 15-16 are rejected under 35 U.S.C. 102(b) as being anticipated by Lu et al (*808).

Lu teaches the following claimed limitations as cited below:

1. A method for making an embedded semiconductor memory device comprising: forming one or more diffusion bit line regions in a semiconductor substrate (Fig.9B (216/214/212))

then thermally oxidizing the upper surface of the semiconductor substrate, thereby forming a bottom oxide layer over the upper surface of the semiconductor substrate and simultaneously Art Unit: 2813

forming bit line oxide regions over each of the one or more diffusion bit line regions (Fig.10A (1000 abc) and

then forming an intermediate dielectric layer over the bottom oxide layer and the bit line oxide regions (Fig.11A (1102/800a-b/802a-b/ 700Aa-Ab/).

- 2. The method of Claim 1, wherein the intermediate dielectric layer comprises silicon nitride ((700Aa/700Ab/1102).
- 3. The method of Claim 1, further comprising depositing a top dielectric layer over the intermediate dielectric layer using a chemical vapor deposition process (800a/802b/1102-Col.9, lines: 10-20- the top oxide layer of the ONO layer).
- 4. The method of Claim 3, wherein the top dielectric layer is formed by depositing high-temperature silicon oxide (Fig. 11A (1102/800a/802b) -teaching to form silicon oxide by CVD or thermal oxidation Col.3, lines: 35-45).
- 5. The method of Claim 3, wherein the top dielectric layer is a high dielectric material, having a dielectric constant equal to 4 or greater (Silicon oxide).
- 6. The method of Claim 3, wherein the top dielectric layer is deposited at a temperature of about 750 to 850 degrees C (Col.3, lines: 35-45- thermal oxidation is carried out at such a temperature range).

Application/Control Number: 10/783,466

Art Unit: 2813

Page 4

12. The method of Claim 1, further comprising forming shallow trench isolation regions in the

semiconductor substrate prior forming the one or more diffusion bit line regions in the

semiconductor substrate (Fig.4 (406a and b)).

15. (Currently Amended) The method of Claim 1, further comprising:

depositing a top dielectric layer over the intermediate dielectric layer (800a/802b/1102-Col.9,

lines: 10-20- the top oxide layer of the ONO layer).;

forming a conductive layer over the top dielectric layer (208);

patterning the conductive layer to define a plurality of word lines that extend over the bit line

oxide regions and the bottom oxide layer (208); and removing the top dielectric layer and

intermediate dielectric layer located between the plurality of word lines (inherent- the removal is

necessary to allow the word line to contact the underlying gates below- this is necessary for the

device to be operative) (Fig.11 B).

16. (New) The method of Claim I, wherein the intermediate dielectric layer is formed directly on

the bottom oxide layer and the bit line oxide regions (Fig.11 A (800a-b/802a-b/700Aa-Ab)

Claim Rejections - 35 USC § 103

Application/Control Number: 10/783,466

Art Unit: 2813

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lu et al (*808).

In reference to claims 13 and 14, Lu teaches the method of Claim 1; however fails to teach wherein each of the bit line oxide regions has a thickness that is about 1.5 to 3 times larger than a thickness of the bottom oxide layer (claim 13) and further fails to teach wherein each bit line oxide region has a thickness in the range of about 50 to Angstroms (claim 14).

These claims are prima facie obvious without showing that the claimed ranges achieve unexpected results relative to the prior art range. In re Woodruff, 16 USPQ2d 1935, 1937 (Fed. Cir. 1990). See also In re Huang, 40 USPQ2d 1685, 1688(Fed. Cir. 1996)(claimed ranges of a result effective variable, which do not overlap the prior art ranges, are unpatentable unless they produce a new and unexpected result which is different in kind and not merely in degree from the results of the prior art). See also In re Boesch, 205 USPQ 215 (CCPA) (discovery of optimum value of result effective variable in known process is ordinarily within skill of art) and In re Aller, 105 USPQ 233 (CCPA 1955) (selection of optimum ranges within prior art general conditions is obvious).

Art Unit: 2813

Response to Arguments

Applicant's arguments filed 7/26/07 have been fully considered but they are not persuasive. Applicant argues that Lu fails to teach simultaneously oxidizing the upper surface of the semiconductor substrate with forming the bit line oxide regions. This is not persuasive because the bit line regions are implanted within the substrate and the subsequently formed bit line oxide regions are formed along the surface of the substrate and over the top of the bit line regions within the substrate. This is shown in Fig.10A.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2813

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Laura M. Schillinger whose telephone number is (571) 272-1697. The examiner can normally be reached on M-T, R-F 7:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl W. Whitehead, Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

08/3/07

Laura M Schillinger Primary Examiner Art Unit 2813